Yoshida Takeo

写真a

Title

Instructor

Researcher Number(JSPS Kakenhi)

80295302
To the head of this page.▲

Current Affiliation Organization 【 display / non-display 】

  • Duty   University of the Ryukyus   Faculty of Engineering   School of Engineering_Computer Science and Intelligent Systems Program   Instructor  

To the head of this page.▲

Academic degree 【 display / non-display 】

  • Tokyo Metropolitan University -  Doctor of Engineering

To the head of this page.▲

External Career 【 display / non-display 】

  • 1997.04
    　
    　

    - , University of the Ryukyus, Faculty of Engineering, Research Assistants  

  • 1997.04
    　
    　

     

  • 1997.04
    　
    　

    University of the Ryukyus, Faculty of Engineering, Research Assistants  

To the head of this page.▲

Research Interests 【 display / non-display 】

  • Fault Tolerant Architectures,High Performance Architectures,Low Power Architectures

  • 低消費電力アーキテクチャ

  • フォールトトレラント・アーキテクチャ

  • ハイパフォーマンス・アーキテクチャ

  • Low Power Architectures

display all >>

To the head of this page.▲

Research Areas 【 display / non-display 】

  • Informatics / Computer system

  • Informatics / Computer system

  • Informatics / Information network

To the head of this page.▲

Research Theme 【 display / non-display 】

  • A Speculative Execution Method for VLIW Processors

  • A Real-Time Detection Method for Delay Faults

To the head of this page.▲

Published Papers 【 display / non-display 】

  • A Petri Net Approach to Generate Integer Linear Programming Problems

    Nakamura, M; Tengan, T; Yoshida, T

    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES ( 一般社団法人 電子情報通信学会 )  E102A ( 2 ) 389 - 398   2019.02

    Type of publication: Research paper (scientific journal)

    　View Summary

    <p>This paper proposes a Petri net based mathematical programming approach to combinatorial optimization, in which we generate integer linear programming problems from Petri net models instead of the direct mathematical formulation. We treat two types of combinatorial optimization problems, ordinary problems and time-dependent problems. Firstly, we present autonomous Petri net modeling for ordinary optimization problems, where we obtain fundamental constraints derived from Petri net properties and additional problem-specific ones. Secondly, we propose a colored timed Petri net modeling approach to time-dependent problems, where we generate variables and constraints for time management and for resolving conflicts. Our Petri net approach can drastically reduce the difficulty of the mathematical formulation in a sense that (1) the Petri net modeling does not require deep knowledge of mathematical programming and technique of integer linear model formulations, (2) our automatic formulation allows us to generate large size of integer linear programming problems, and (3) the Petri net modeling approach is flexible for input parameter changes of the original problem.</p>

  • RTL Design of LDPC Decoder for IEEE802.11n WLAN

    H. Shimajiri, A. Hayashi, T. Yoshida

    he 9th International Symposium on Communications and Information Technology (ISCIT 2009) ( その他の出版社 )  SS5-HDTV-2   2009.09 [ Peer Review Accepted ]

    Type of publication: Research paper (other science council materials etc.)

  • Performance Evaluation of Low Density Parity Check CODEC for IEEE 802.11n and RTL Design of Its Decoder

    H. Shimajiri, R. Yohena, T. Yoshida, M. Kurosaki, W. A. Syafei, Y. Nagao, H. Ochi

    2008 International Workshop on Smart Info-Media Systems in Bangkok (SISB 2008) ( その他の出版社 )    2009.03 [ Peer Review Accepted ]

    Type of publication: Research paper (other science council materials etc.)

  • Performance Evaluation and ASIC Design of LDPC Decoder for IEEE802.11n

    W. A. Syafei, R. Yohena, H. Shimajiri, T. Yoshida, M. Kurosaki, Y. Nagao, B. Sai, H. Ochi

    6th Annual IEEE Consumer Communications and Networking Conference (IEEE CCNC 2009) ( その他の出版社 )    2009.01 [ Peer Review Accepted ]

    Type of publication: Research paper (other science council materials etc.)

  • Performance Evaluation of Low Density Parity Check Codes for IEEE 802.11n and Its ASIC Design

    W. A. Syafei, Y. Nagao, R. Yohena, H. Shimajiri, T. Yoshida, M. Kurosaki, B. Sai, H. Ochi

    International Symposium on Communications and Information Technologies (ISCIT 2008) ( その他の出版社 )  D3-AM   609 - 614   2008.10 [ Peer Review Accepted ]

    Type of publication: Research paper (other science council materials etc.)

display all >>

To the head of this page.▲

Books 【 display / non-display 】

To the head of this page.▲

Other Papers 【 display / non-display 】

  • An RNS-Binary Decode Algorithm

      OKI-2021-02   2021.12

     

To the head of this page.▲